APPLICATION NOTE

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages

Introduction
This Application Note provides sample PCB land pattern dimensions for a variety of leaded and leadless packages. These drawings conform with the Surface Mount Design and Land Pattern Standard (IPC-SM-782) as published by the Institute for Interconnecting and Packaging Electronic Circuits (IPC).

Table 1 lists the land pattern drawings in this document together with their respective Figure numbers. These drawings are for reference purposes only. Skyworks recommends contacting the company doing the component mounting and soldering for more information related to actual land patterns (additional dimensions, etc.).

Surface Mount Guidelines for Leadless Packages
Skyworks plastic encapsulated leadless style packages are being offered on a number of products to reduce size and weight, and to improve application performance. These packages are gaining acceptance in the industry and are often referred to by such names as Quad Flat No-Lead (QFN), Leadless Plastic Chip Carrier (LPCC), Dual Flat No-Lead (DFN), et. al. All of them conform to JEDEC outline MO-220.

As indicated in Figure 1, leadless packages use perimeter lands on the bottom of the package to provide contact with the PCB. These packages also have an exposed paddle on the bottom to provide a stable ground for optimum electrical performance of switches and attenuators, and an efficient heat path for thermal performance of amplifier products.

Table 1. PCB Land Pattern Drawings Included in This Application Note

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Figure #</th>
<th>Package Type</th>
<th>Figure #</th>
</tr>
</thead>
<tbody>
<tr>
<td>LGA</td>
<td>4</td>
<td>SOD-323</td>
<td>20</td>
</tr>
<tr>
<td>LGA-8, LGA-315 (4.9 x 3.2 mm)</td>
<td>5</td>
<td>SOIC (8-Lead)</td>
<td>21</td>
</tr>
<tr>
<td>LPC-307 (16-Lead, 4 x 4 mm, Surface Mount)</td>
<td>6</td>
<td>SOIC (8-Lead, Narrow Body)</td>
<td>22</td>
</tr>
<tr>
<td>MSOP-8</td>
<td>7</td>
<td>SOIC (14-Lead, Narrow Body)</td>
<td>23</td>
</tr>
<tr>
<td>MSOP-10</td>
<td>8</td>
<td>SOIC (16-Lead, Narrow Body)</td>
<td>24</td>
</tr>
<tr>
<td>QFN (12-Lead, 3 x 3 mm)</td>
<td>9</td>
<td>SOIC (16-Lead, Wide Body)</td>
<td>25</td>
</tr>
<tr>
<td>QFN (6-Lead)</td>
<td>10</td>
<td>SOIC (28-Lead, Wide Body)</td>
<td>26</td>
</tr>
<tr>
<td>QFN (20-Lead, 4 x 4 mm)</td>
<td>11</td>
<td>SOT-5, SOT-6</td>
<td>27</td>
</tr>
<tr>
<td>QFN (20-Lead, 4 x 4 mm, 2.1 mm Paddle)</td>
<td>12</td>
<td>SOT-23 (3-Lead)</td>
<td>28</td>
</tr>
<tr>
<td>QFN-306 (16-Lead, 4 x 4 mm)</td>
<td>13</td>
<td>SOT-143</td>
<td>29</td>
</tr>
<tr>
<td>QFN-310, QFN-364 (32-Lead, 5 x 5 mm, Surface Mount)</td>
<td>14</td>
<td>SOT-666</td>
<td>30</td>
</tr>
<tr>
<td>QFN-349 (8-Lead, 2 x 2 mm)</td>
<td>15</td>
<td>SSOP (8-Lead, 5.3 mm)</td>
<td>31</td>
</tr>
<tr>
<td>QFN-350 (16-Lead, 3 x 3 mm)</td>
<td>16</td>
<td>SSOP (16-Lead)</td>
<td>32</td>
</tr>
<tr>
<td>SC-70</td>
<td>17</td>
<td>SSOP (20-Lead)</td>
<td>33</td>
</tr>
<tr>
<td>SC-70 (6-Lead), SC-88</td>
<td>18</td>
<td>TSSOP (16-Lead, Exposed Pad)</td>
<td>34</td>
</tr>
<tr>
<td>SC-79</td>
<td>19</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
PCB Design Guidelines

For a lead/terminal solder pad design, it is recommended to use a Non-Solder Mask Defined (NSMD) approach. However, a small amount of solder mask should remain between the pads to avoid solder bridging between terminals. The PCB land width should match package pad width. The PCB land length should be 0.1 mm greater than the package pad length, with the extra area on the outside of the package (see Figure 7 for example).

The ground pad on the PCB should match the size of the exposed paddle of the package and should be Solder Mask Defined (SMD). The solder mask opening should overlap the edges of the PCB ground pad by 0.065 mm on all four sides. The recommended design gap between the PCB ground pad and land pad is 0.15 mm minimum to avoid solder bridging and shorting. When space is available, a gap of 0.25 mm or more is preferred.

Plated through via holes in the PCB ground pad should be 0.33 mm in diameter and plugged. If via holes cannot be plugged, it is recommended to cap the vias on the backside of the board using solder mask material. This should allow the vias to be filled with solder during reflow.

Solder Mask Design

Two types of stencil designs are used for surface mounted packages:

1. SMD: Solder mask openings are smaller than metal pads.
2. NSMD: Solder mask openings larger than metal pads.

NSMD is recommended for the perimeter I/O land pad, which allows the solder to wrap around the sides of the metal pads on the board for a reliable solder joint.

Since the spacing between the ground pad and the land pads can be small, SMD is recommended for the ground pad to prevent solder bridging.

A stainless steel stencil, 0.125 to 0.150 mm (0.005 to 0.006 in) thick, is recommended for solder paste applications. For better paste release, the aperture walls should be trapezoidal and the corners rounded.

For the terminal land pads, the stencil opening should be 0.05 mm larger than the PCB land pad (0.025 mm in each direction).

For the ground pad area, it is recommended to screen the solder paste in an array of small openings rather than one large opening. The total (cumulative) area of all the openings should be approximately equal to 50 percent of the total ground pad area. This ensures good solder coverage with fewer voids (refer to Figure 2).

Solder Paste and Reflow Profile

Since leadless packages have a low stand-off height and small terminal pitch, a no-clean, type 3 solder paste and a convection/IR reflow are recommended.

Sn63 (63 percent Sn and 37 percent Pb) solder is preferred because it is a eutectic compound with a melting point of 183 °C. The reflow temperature in this case would be above 183 °C for 30 to 60 seconds, with a peak temperature of 205 to 210 °C.

A Pb-free alloy may also be used. In the case of Sn/Ag or Sn/Ag/Cu, the melting points would be 221 °C and 217 °C, respectively. In this case, the profile would be above 221/217 °C for 30 to 90 seconds with a peak temperature of 235 to 245 °C. The maximum temperature should not exceed 245 °C.

A typical reflow profile is presented in Figure 3, which could be used as a starting point. The actual profile used depends on the thermal mass of the entire populated board and the solder compound used.
Figure 2. Recommended Stencil Design

Figure 3. Typical Solder Reflow Profile
Figure 4. Land Grid Array (LGA)

Figure 5. LGA-8, LGA-315 (4.9 x 3.2 mm)

Figure 6. LPCC-307 (16-Lead, 4 x 4 mm, Surface Mount)

Figure 7. Micro Small Outline Package (MSOP-8)

Figure 8. MSOP-10

Figure 9. QFN (12-Lead, 3 x 3 mm)
Figure 10. QFN (6-Lead)

Figure 11. QFN (20-Lead, 4 x 4 mm)

Figure 12. QFN (20-Lead, 4 x 4 mm, 2.1 mm Paddle)

Figure 13. QFN-306 (16-Lead, 4 x 4 mm)
Figure 14. QFN-310, QFN-364 (32-Lead, 5 x 5 mm, Surface Mount)

Figure 15. QFN-349 (8-Lead, 2 x 2 mm)

Figure 16. QFN-350 (16-Lead, 3 x 3 mm)

Figure 17. SC-70 (6-Lead), SC-88

Figure 18. SC-70 (6-Lead), SC-88

Figure 19. SC-79
Figure 21. Small Outline Integrated Circuit (SOIC) (8-Lead)

Figure 22. SOIC (8-Lead, Narrow Body)

Figure 23. Small Outline Diode (SOD-323)

Figure 24. SOIC (16-Lead, Narrow Body)

Figure 25. SOIC (16-Lead, Wide Body)
Figure 26. SOIC (28-Lead, Wide Body)

Figure 27. Small Outline Transistor (SOT-5, SOT-6)

Figure 28. SOT-23 (3-Lead)

Figure 29. SOT-143

Figure 30. SOT-666

Figure 31. Small Shrink Outline Package (SSOP) (8-Lead, 5.3 mm)
Figure 32. SSOP (16-Lead)

Figure 33. SSOP (20-Lead)

Figure 34. Think Shrink Small Outline Package (TSSOP) (16-Lead, Exposed Pad)